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 This paper presents the design and implementation of multiple digital signals 
processing using real-time Walsh transforms. The design of real time Walsh 
transform is done in such a way that it starts producing outputs instantly even 
before all input data have entered the system. The system consists of Walsh 
Transform circuit, several Digital Signal Processing (DSP) circuits, and an 
inverse Walsh transform circuit. The real time Walsh and inverse Walsh 
transforms are also designed to produce right results for any possible 
combinations of input data. DSP blocksare able to perform addition, 
subtraction, and dyadic convolution process of Walsh coefficients of more 
than one digital signals. Comparisons to the previous methods are briefly 
presented. It was found that the design of real time Walsh transform structure 
has better performance than many of the previously reported results in the 
literature.
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The area ofDigital Signal Processing (DSP) is currently a well established area of research. The 
techniques for analysis, synthesis and processing of two or more digital signals have been established. 
However, some of them required certain tasks of DSP which are difficult to be performed in time domain and 
hence the information has to be transformed to other domains.  
Frequency domain is the most popularly used domain for the tasks which cannot be, or are difficult 
to be done in the time domain. Fourier transform is the most widely used technique for transforming 
information from time domain to frequency domain. This is a very useful tool in DSP. In the group of 2m 
transform length, the Fourier transform is better described as the Walsh transform.   
The Walsh transform (WT) may be obtained using the Walsh functions. It is also well known that 
the Walsh functions may be evaluated using Rademacher functions [1]-[3]. We preferred this technique since 
the Rademacher functions may be conveniently realized using a binary counter [4], [5]. However, it should 
be noted that it is not always necessary to use the above technique and the Walsh transform (WT) may be 
performed just by using adders and subtractors [6]. This idea interested many scientists and engineers for 
hardware realization of the Walsh transform. This method is known as Fast Hadamard Transform (FHT) 
since it is derived from Hadamard matrices [7]-[10].  
Distributed Arithmetic (DA) and Systolic Architecture (SA) are two types of structures that have 
been proposed in order to further simplify the FHT [7]-[10]. Amira et al [11] proposed an improved structure 
and claimed better performance on the basis of an elaborate comparative study. They also reported the results 
of power analysis. Later on, Meher and Patra [12] introduced a very simple technique based on combination 
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of unified algorithm [6] and Rademacher functions. This technique is based upon the use of simple 4 points 
FHTs arranged in such a way that the higher points FHTs (8, 16, 32) may be obtained easily. The technique 
was also implemented on FPGAs. Superior results were claimed.  
It is found that the original Walsh functions, defined in terms of products of Rademacher functions 
can be used to transform the information into frequency domain faster than FHT and thus leads to speed up 
the DSP process. Therefore, the original Walsh transform technique based on Walsh functions and 
Rademacher functions is proposed and the results of hardware realization on FPGAs are presented. 
Moreover, a good design of Walsh transform is able to produce output immediately. Further, we also 
designed and implemented the Inverse Walsh Transform (IWT) for conversion from frequency domain to 
time domain.  
FPGA based hardware realization has been used to process two digital signals using the Walsh 
transform and the Inverse Walsh transform techniques. The results of hardware realization like the occupied 
area and delays have been compared with the results reported by other workers.  
The paper is organized as follows. In section 2, the basic theory of Walsh transform and signal 
processing is presented. Section 3 deals with the proposed structure of real time Walsh transform and inverse 
Walsh transform. Section 4 deals with control signals of the design system. The hardware implementation on 
FPGAs is presented in section 5. Section 6 deals with analysis and discussions of the proposed Walsh and 
inverse Walsh transforms. Conclusions are presented in Section 7. 
 
 
2. WALSH TRANSFORM AND SIGNAL PROCESSING 
Definition of Walsh functions based upon derivation from Rademacher functions is found to be 
more appropriate for hardware implementation. The Rademacher functions are defined as follows [1]-[3]: 
 
),22(sin),1( xSgnxn n  n = 0,1,2,…0  x  1 (1) 
 






0           , 1




y  (2) 
 



















2  (4) 
 










n tnAtx   (5) 
 















If the signals h(t), p(t) and q(t) are defined as the summation, subtraction and multiplication of two signals 
given by: 
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Then the Walsh expansion of h(t), p(t) and q(t) are given by [1]: 
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Where the expansion coefficients of Cn , Dn and En are computed as [1], [13], [14]:  
nnn BAC   (14) 
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Where  refers to dyadic addition (XOR) and the last expression is the well known dyadic convolution. 
 
 
3. DESIGN OF COMPLETE SET OF REAL TIME WALSH AND INVERSE WALSH 
TRANSFORMS 
Figure 1 shows complete set of circuits which perform signal processing of multiple digital signals. 
The design consists of Walsh transform blocks, a DSP block, one Inverse Walsh Transform block and a 
dividing block. Input digital signals x1(t), x2(t)...etc are passed into the system serially. Similarly, the output 




Figure 1. Walsh and Inverse Walsh for signal processing 
 
 
Number of Walsh transform blocks used depends on number of input signals. Figure 2 views basic 
design of the Walsh transform. The design consists of a negative circuit, a circuit to produce (N-1) orders of 
Walsh functions, a block of N-1 number of 2 to 1 multiplexers, N data buffers, N accumulators, and N output 
buffers.  
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Figure 2. Design of Walsh transform for transform length of N 
 
 
Input data (samples) of X are passed serially. Walsh circuit is used to select the suitable data X or –
X and pass it through the multiplexers. The outputs of the multiplexers will accumulate at the accumulators 
and they will form the output transformed coefficients (A’s).  
Figure 3 views circuit realization of the proposed Walsh transform for N=4 and input word lengths 
WI=4 (used to represent input data X). The output transformed coefficients (A’s) have to be represented in 6 





Figure 3. Circuit realization of WT for N=4 and WI=4 
 
 
The proposed WT is able to start producing output results instantly even before all input data have 
been given to the system. For example, if input data of N=4 are X{-6, -2, 3, 7}, WT (Walsh coefficients) of 
these data can be calculated as follows, 
 
A0 = (-6) + (-2) + 3 + 7 = 2 
A1 = (-6) – (-2) + 3 – 7 = -8    
A2 = (-6) + (-2) – 3 – 7 = -18  
A3 = (-6) – (-2) – 3 + 7 = 0 
 
When input data X have not completely entered into the system, say only -6 and -2 have just passed, the 
output Walsh coefficients are: 
 
A0 = (-6) + (-2) + 0 + 0 = -8 
A1 = (-6) – (-2) + 0 – 0 = -4    
A2 = (-6) + (-2) – 0 – 0 = -8  
A3 = (-6) – (-2) – 0 + 0 = -4 
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Those coefficients are true by assuming the rest of input data are all zero. For transform lengths N, 
the coefficients will be produced N times. Therefore, we call the design of Walsh transform as real-time 
Walsh transform.  
The Walsh circuit realization for N=4 is shown in Figure 4. It is designed to produce complement of 
2nd, 3rd and 4th orders of Walsh functions based on Hadamard ordering. For higher transform lengths, 




Figure 4. Walsh Circuit realization for N=4  
 
 
The inverse Walsh transform may be obtained using most of the blocks designed for Walsh 
transform. The complete block diagram is shown in Figure 5. The circuit requires a set of N negative circuits 
to receive N parallel inputs, (N-1) number of 2 to 1 multiplexers, N data buffers, (N-1) adders, and an output 
buffer. 
Figure 6 views circuit realization of the proposed Inverse Walsh transform for N=4 and input word 
lengths WI=6 (used to represent input coefficient C’s). The output data (H) are represented in 4 bits (output 






Figure 5. Design of inverse Walsh transform for 
transform length of N 




The process flow of inverse Walsh transform is similar to Walsh transform, all input data either C or 
–C are selected to pass the multiplexers based on outputs of Walsh circuits. These data will then be added 
one by one using the adders sequentially.  
In determining coefficients A’s and B’s, and to avoid floating numbers, factor 1/N in Eq. 6 is 
ignored for the time being. This factor will be implemented towards the end of the process in dividing block. 
The circuits to perform this job are installed together with the Inverse Walsh transform circuit. For addition 
and subtraction, the outputs of inverse Walsh transform have to be divided by N. Meanwhile, for 
multiplication process, the outputs should be divided by factor of N2 [13].  
 
 
4. CIRCUIT CONTROL SIGNALS 
The operation of the proposed WT and IWT has to be controlled carefully in order to gather 
optimum results. There are three basic control signals as follows: 
1. Clock; it is used to synchronize buffers and other storage elements. 
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2. Reset; it is used to reset (clear) all buffers and storage elements. Before input data are fed to the circuit, 
signal Reset normally goes high.    
3. Enter; it is used to control input data. How fast the data enters the system, is based upon this signal. 
This signal has to be high for at least twice of clock period. 
 
ClockEnter TT 2  (17) 
 








The availability of this signal is based on the availability of input data. The signal arrives just after the input 
data (X) available at input port of the circuits. Figure 8 shows relation between signal Enter and input data.  
 
 
5. IMPLEMENTATION RESULTS 
In order to show step by step process of the design on chip, the implementation will be performed 
and displayed for every step (Walsh transform, DSP, Inverse Walsh transform) and limited to two input 
signals only. Three types of signal processing steps viz. addition, subtraction and multiplication will be 
demonstrated for transform length N=4 and word lengths of input signals WI=4 based on natural or 
Hadamard ordering. The implementations are targeted to Virtex chips from Xilinx.  
Figure 9 and 10 show Walsh transforms of input signals x(t) and g(t). The transformed coefficients 





Figure 9. Walsh transform of signal x(t) Figure 10. Walsh transform of signal g(t) 
 
 
Output coefficients A and B are produced in real-time by the system. Here, the coefficients are 
produced four times. The first coefficients are available just after two cycles of signal Enter. The second and 
the third series of coefficients are available after three and four cycles of signal Enter respectively. The last 
coefficients will be available after signal Enter goes high five times. 
Since the Walsh coefficients for A’s and B’s are available, we may now perform addition, 
subtraction and multiplication of signal x(t) and g(t). As mentioned earlier in section II, the addition and 
subtraction can be performed by simply adding and subtracting both coefficients A’s and B’s as follow [13]: 
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C0 = A0 + B0 = 2 + 12 = 14 
C1 = A1 + B1 = -8 + 10 = 2 
C2 = A2 + B2 = -18 + 12 = -6 




D0 = A0 - B0 = 2 - 12 = -10 
D1 = A1 - B1 = -8 - 10 = -18 
D2 = A2 - B2 = -18 - 12 = -30 
D3 = A3 - B3 = 0 – (-10) = 10 
 
The coefficients C’s and D’s are then transformed back into the time domain by using IWT 
proposed in Figure 6. The results are shown in Figs. 11 and 12 for addition and subtraction of signal x(t) and 






Figure 11. Inverse Walsh transform of addition 
coefficients A’s and B’s 
Figure 12. Inverse Walsh transform of subtraction 
coefficients A’s and B’s 
 
 
For multiplication process, we need to perform dyadic convolution between coefficients A’s and B’s 
in order to find Coefficients E’s [14]. Manual calculations for this process based on Equation 16 are listed 
below:   
 
E0 = A0*B0 + A1*B1 + A2*B2 + A3*B3 
     = 2*12 + (-8)*10 + (-18)*12 + 0*(-10) = -272 
E1 = A1*B0 + A0*B1 + A3*B2 + A2*B3 
     = -8*12 + 2*10 + 0*12 + (-18)*(-10) = 104 
E2 = A2*B0 + A3*B1 + A0*B2 + A1*B3 
     = -18*12 + 0*10 + 2*12 + (-8)*(-10) = -112 
E3 = A3*B0 + A2*B1 + A1*B2 + A0*B3 
     = 0*12 + (-18)*10 + (-8)*12 + 2*(-10) = -296 
 
The FPGA implementation of this convolution is shown in Figure 13. These coefficients are then 
passed to the inverse Walsh circuit and the result signal h(t) is shown in Figure 14. 
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Figure 13. Dyadic convolution between coefficients 
A’s and B’s  
Figure 14. Inverse Walsh transform of dyadic 
convolution between coefficients A’s and B’s 
 
To summarize the implementation of the proposed design, all the signals and coefficients are listed 
in Table 1. 
 
Table 1. List of all signals and coefficients 
Signal/ 
Coefficients 
1 2 3 4 
x(t) -6 -2 3 7 
g(t) 6 6 5 -5 
A 2 -8 -28 0 
B 12 10 12 -10 
C 14 2 -6 -10 
D -10 -18 -30 10 
E -272 104 -112 -296 
h(t) 0 4 8 2 
p(t) -12 -8 -2 12 
q(t) -36 -12 15 -35 
 
 
6. ANALYSIS AND DISCUSSIONS 
In the design of the proposed real-time Walsh transform and its inverse, special care is needed for 
the selection of word lengths representing input signals, coefficients and the output signal. This requires 
detailed analysis of each step of the processes. The implementation results shown in the previous section 
clearly indicate that the word lengths for different coefficients and output signals vary.  
The design is implemented on Xilinx Virtex-4 chip (xc4vlx15-12-sf363). Various results are shown 
in Table 2.  
 
 
Table 2. Comparison of area, speed and word lengths for Walsh transform, inverse Walsh and dyadic 
convolution 








Walsh Transform 20 39 36 636 4 6 
Inverse Walsh 
Transform+ 
27 20 46 828 6 5 
Inverse Walsh 
Transform^ 
74 43 116 816 13 9 
Dyadic Convolution 428 - 732 - 6 13 
Note:  + Inverse Walsh transform of addition or subtraction of coefficients A’s and B’s 
^ Inverse Walsh transform of dyadic convolution of coefficients A’s and B’s 
 
In order to make a comparison with the results reported by other works, we implemented real-time 
Walsh transform for N=4, 8, 16 and WI=8 on Xilinx Virtex-IIP and Virtex-4. The results of comparison are 
presented in Table 3. 
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Virtex-IIP 4 37 370 32 294 83 204 
8 83 357 96 283 163 183 
16 163 335 256 288 377 100 
Virtex-4 4 37 586 32 294 82 227 
8 83 573 96 471 163 212 
16 165 530 256 418 358 121 
 
 
It may be seen that the proposed structure for the Walsh Transform is superior to the others except 
for N=4, in which case, the area occupied is a bit higher than the one proposed in [11].  
We also implemented the Inverse Walsh transform for N=4, 8, 16 and WO=8 on Xilinx Virtex-IIP 
and Virtex-4 based on Hadamard ordering. Table 4 shows the results of these implementations. 
 
Table 4. Implementation of Inverse Walsh transform to various Xilinx Virtex series (WO=8) 
FPGA Platform N Inverse Walsh Transform 
Slices Speed (MHz) 
Virtex-IIP 4 40 630 
8 108 468 
16 275 437 
Virtex-4 4 40 835 
8 108 636 




A complete set of real-time Walsh and Inverse Walsh transforms for signal processing has been 
proposed and demonstrated on various Xilinx Virtex chips. The design consists of real-time Walsh 
transforms, inverse Walsh transform, DSP block and dividing block.  
Real-time Walsh transform is controlled by independent, random signal Enter. The availability of 
this signal is based on the availability of data in input ports of the design system. It requires N+1 cycles of 
signal Enter for completing the process of transforming input data to the frequency domain.  
On the basis of implementation results, it is concluded that the proposed Walsh transform structure 
is superior to many of the structures reported in literature. The Inverse Walsh transform, requires more area 
but is faster than the Walsh transform itself. The results clearly show that the DSP (Dyadic convolution) for 
multiplication process requires 7 times larger area than other processes. When combining the proposed real-
time Walsh transform, DSP block and inverse Walsh transform into a single system, the designed inverse 
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